Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays

By Ali Javey, Jing Guo, D. Farmer, Qian Wang, E. Yenilmez, R. Gordon, Mark S. Lundstrom, Hongjie Dai. 2004

537 citations recorded by the source corpus.

Carbon nanotube field-effect transistors with structures and properties near the scaling limit with short (down to 50 nm) channels, self-aligned geometries, palladium electrodes with low contact resistance, and high-K dielectric gate insulators are realized. Electrical transport in these miniature transistors is nearly ballistic up to high biases at both room and low temperatures. Atomic-layer-deposited (ALD) high-K films interact with nanotube sidewalls via van der Waals interactions without causing weak localization at 4 K. New fundamental understanding of ballistic transport, optical phonon scattering, and potential interfacial scattering mechanisms in nanotubes is obtained. Also, parallel arrays of such molecular transistors are enabled to deliver macroscopic currents-an important milestone for future circuit applications.

Subfields: Materials Chemistry, Physical and Theoretical Chemistry

View Paper: https://www.semanticscholar.org/paper/0932a94216884a43c2cb47fbb02fab8eb479064f

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

In Materials Chemistry

In Physical and Theoretical Chemistry

Citations in the corpus

Nanowire Transistor Performance Limits and Applications (2008, background): “5 mS/μm, are substantially higher than other n-channel nanowire and nanotube FETs [16], [86] and exceed n-channel”
High-performance carbon nanotube field-effect transistor with tunable polarities (2005, background): “as the gate [12], [13]; and 4) reducing contact resistance by choosing proper contact metals [14] or post-process treatments [15].”
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region (2007, methodology): “(1) SWCNTs can be grouped as either metallic or semiconducting nanotubes [15].”
Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs (2008, methodology): “Furthermore, a detailed simulation framework has been developed for modeling carrier transport in CNT transistors [32]–[35] and benchmarked against experiments [29], [35], [36].”
Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design (2005, background): “In particular the possibility to obtain ballistic transport over several hundred nanometers at room-temperature [2], [3], [4] together with a very large Fermi velocity of around 10(8)cm/s [5] allows for high performance on-state characteristics [6], [7], [8], [9].”
MoS2 transistors with 1-nanometer gate lengths (2016, background): “This geometry is consistent with ALD nucleation initiating on the SiO2 substrate surrounding the SWCNT and eventually covering it completely as the thickness of deposited ZrO2 exceeds the SWCNT diameter d (25).”
Scaling Behaviors of Graphene Nanoribbon FETs: A Three-Dimensional Quantum Simulation Study (2007, background): “(The state-of-the-art short channel CNTFETs already operate close to the ballistic limit [3].”