Rationale and challenges for optical interconnects to electronic chips
By David A. B. Miller. Proceedings of the IEEE, 2000
1,291 citations recorded by the source corpus.
Subfields: Electrical and Electronic Engineering
View Paper: https://www.semanticscholar.org/paper/eba21fad7fee7a515fd5540edc1b781913573e85
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
In Electrical and Electronic Engineering
- David A. B. Miller
- D. van Thourhout
- Shankar Kumar Selvaraja
- Kaustav Banerjee
- John M. Shalf
- John P. Morrison
- Sudip S. Dosanjh
- Goran Z. Mashanovich
Citations in the corpus
- Silicon optical modulators (2010, background): “Finally, they may save energy, retain precise clock and signal timin”
- Ultrahigh-Bandwidth Silicon Photonic Nanowire Waveguides for On-Chip Networks (2008, background): “As a result, PICs are envisioned as a plausible means of implementing on-chip and chip-to-chip interconnection networks [1], [2].”
- Cost-Effective Multimode Polymer Waveguides for High-Speed On-Board Optical Interconnects (2009, background): “Optical interconnects offer a promising solution to the performance bottleneck imposed by conventional electronic circuitry [6]–[8] and constitute an intensive area of research both in industry and academic institutions [9].”
- Excitonic switches operating at around 100 K (2009, background): “An interconnection between electronic signal processing and optical communication causes a delay, thus slowing down the operation spee”
- Silicon Photonic Integration Platform—Have We Found the Sweet Spot? (2014, background): “To overcome the limitations of traditional copper-based technologies, optical solutions have penetrated ever deeper into the communications fabric [1], [2].”
- Attojoule Optoelectronics for Low-Energy Information Processing and Communications (2016, background): “, [23]), leading to significant “latency” or delay problems in systems.”
- Leveraging Optical Technology in Future Bus-based Chip Multiprocessors (2006, background): “Techniques for optimizing the power-delay product have been developed [3, 27], but unfortunately their most obvious shortcoming is that neither power nor latency are optimal.”
- Single-chip microprocessor that communicates directly using light (2015, background): “(2) The current detector is absorption-length limited19 and resonating the detector can improve sensitivity without an increase in the device size.”
- The future of wires (2001, background): “Thus, when the front end of a wire switches, the far end of the wire cannot begin to switch until at least . With typical on-chip inductance numbers around 2‐5 nH/cm [ 23 ], however, terms dwarf this effect.”
- Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip (2018, background): “appearing in the process: (1) and (2), transistor and photonic isolation fabrication; (3) transistor 507 front-end fabrication up to source/drain implant, including gate definition; (4) deposition, anneal, 508 and polishing of photonic polysilicon film; (5) polysilicon full and partial etching for f”
- Interconnect Opportunities for Gigascale Integration (2002, background): “Microphotonics Microphotonics aims to develop both onchip and I/O photonic interconnects.(16) For”
- Exascale Computing Technology Challenges (2010, methodology): “However , wires are rapidly being subsumed by optical technology because of the limits of bit rate scaling as we shrink wires length scales as observed by David A. B. Miller of Stanford [4] [5].”