CMOS VLSI Design: A Circuits and Systems Perspective

By N. Weste, D. Harris. 2004

2,905 citations recorded by the source corpus.

View Paper: https://www.semanticscholar.org/paper/a96d72a39f393cfc1d4b35e676c22f4e00153850

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

Citations in the corpus

Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit (2015, methodology): “But, this difference was somewhat reduced in 90-nm technology because of increase in the subthreshold conduction current and gate leakage [3].”
CACTI-P: Architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques (2011, background): “Equation 2 [17] shows the subthreshold current.”
Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories (2011, unknown): “11 illustrates the proposed memristor-based memory array with peripheral circuits in a way similar to SRAMs [53]–[56].”
Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits (2015, background): “Most TCs have the complementary transistor implementation [28].”
Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm (2017, background): “Transistors are able to switch faster, while wires are getting smaller and closer together, which slows down the propagation of signals across wires [29].”
Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking (2013, background): “We notice that their area can be estimated by counting the pitches of the most important lines (diffusion, gate (‘‘poly’’), metal 1) [64], as shown in Fig.”
Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications (2010, background): “5(b) illustrates the internal gate-level structure of each CSA array and also vector merging adder cell [35].”
Heavy-Hitter Detection Entirely in the Data Plane (2016, background): “Further, supporting multiple reads for every packet at line rate requires multiported memories with strict access-latency guarantees, which can be quite expensive in terms of area and power [20, 44].”
Vegetation monitoring using multispectral sensors – best practices and lessons learned from high latitudes (2018, background): “The Parrot Sequoia and MicaSense Red-Edge sensors are compact bundles (rigs) of 4-5 cameras with Complementary Metal-Oxide-Semiconductor (CMOS) (Weste 2011) sensors, a type of imaging sensor commonly found in the consumer cameras of phones and DSLRs.”