A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards
By Kris Tiri, Moonmoon Akmal, Ingrid M. R. Verbauwhede. Proceedings of the 28th European Solid-State Circuits Conference, 2002
603 citations recorded by the source corpus.
View Paper: https://www.semanticscholar.org/paper/f3b2a743511af3ad778d29c6e5f462cc4058d2c6
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
- Yansong Gao
- Stefan Mangard
- François-Xavier Standaert
- Thomas Popp
- Said F. Al-Sarawi
- Srini Devadas
- Victor Costan
- Derek Abbott
Citations in the corpus
- Intel SGX Explained (2016, background): “Today’s smart cards contain special circuitry [179] and use hardened algorithms [77] designed to frustrate power analysis attacks.”
- Introduction to Side-Channel Attacks (2010, background): “[27]) to decrease the data-dependencies of the power consumption.”
- Physical unclonable functions (2020, methodology): “Besides injecting noise, dynamic and differential CMOS logic can be utilized to implement the arbiter at the end of APUF structure to balance the power consumption 106 to prevent power-based attacks.”
- Hardware Countermeasures against DPA ? A Statistical Analysis of Their Effectiveness (2004, background): “The consequence of these facts is that algorithmic countermeasures are typically combined with hardware countermeasures [2,8,12, 16,19,20,21].”
- A Primer on Hardware Security: Models, Methods, and Metrics (2014, background): “For example, information leakage from power traces can be reduced by ‘‘smoothing’’ the power consumption using dynamic and differential logic [90], asynchronous logic [91], current-mode logic [92], or dual-rail with precharge logic [93].”
- Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints (2005, background): “of this kind are SABL [18,19], WDDL [20], and Dual-Spacer DRP [16].”
- A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation (2004, background): “One such logic style available is Sense Amplifier Based Logic (SABL) [ 4 ].”
- A Unified Framework for the Analysis of Side-Channel Key Recovery Attacks (extended version) (2009, background): “with [ 33 ]). Good evaluation metrics should allow the comparison of both countermeasures.”