Corona: System Implications of Emerging Nanophotonic Technology

By D. Vantrease, Robert Schreiber, M. Monchiero, Moray McLaren, Norman P. Jouppi, M. Fiorentino, Al Davis, N. Binkert, Raymond G. Beausoleil, Jung Ho Ahn. International Symposium on Computer Architecture, 2008

714 citations recorded by the source corpus.

We expect that many-core microprocessors will push performance per chip from the 10 gigaflop to the 10 teraflop range in the coming decade. To support this increased performance, memory and inter-core bandwidths will also have to scale by orders of magnitude. Pin limitations, the energy cost of electrical signaling, and the non-scalability of chip-length global wires are significant bandwidth impediments. Recent developments in silicon nanophotonic technology have the potential to meet these off- and on-stack bandwidth requirements at acceptable power levels. Corona is a 3 D many-core architecture that uses nanophotonic communication for both inter-core communication and off-stack communication to memory or I/O devices. Its peak floating-point performance is 10 teraflops. Dense wavelength division multiplexed optically connected memory modules provide 10 terabyte per second memory bandwidth. A photonic crossbar fully interconnects its 256 low-power multithreaded cores at 20 terabyte per second bandwidth. We have simulated a 1024 thread Corona system running synthetic benchmarks and scaled versions of the SPLASH-2 benchmark suite. We believe that in comparison with an electrically-connected many-core alternative that uses the same on-stack interconnect power, Corona can provide 2 to 6 times more performance on many memory intensive workloads, while simultaneously reducing power.

Subfields: Electrical and Electronic Engineering

View Paper: https://www.semanticscholar.org/paper/155102ece9472176609f4ca1d76ba24430bd0cf9

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

In Electrical and Electronic Engineering

Citations in the corpus

Firefly: illuminating future network-on-chip with nanophotonics (2009, methodology): “In this section, we brieﬂy review two alternative nanophotonic on-chip networks: the Dragonﬂy topology [21, 22] and Corona [38], an on-chip optical crossbar.”
DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling (2012, background): “Recognizing the potential scaling limits of electrical interconnects, architects have recently proposed emerging nanophotonic technology as an option for both on-chip and off-chip interconnection networks [1] [2] [3] [4].”
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems (2011, methodology): “strated in [45] employs an optical network amalgated onto”
Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges (2012, background): “However, an alternative photonic NoC architecture, Corona, demonstrated in [7] employs an optical network amal-gamated onto a 3-”
Silicon-photonic clos networks for global on-chip communication (2009, methodology): “have proposed a global 64× 64 photonic crossbar which is similar in spirit to the DMXbar scheme and requires about a million rings [15].”