Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance
By Ioannis Savidis, Eby G. Friedman. IEEE Transactions on Electron Devices, 2009
210 citations recorded by the source corpus.
Subfields: Electrical and Electronic Engineering
View Paper: https://www.semanticscholar.org/paper/4e8e59b00c89c3588c7c5e41ff477b0788f6a64f
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
In Electrical and Electronic Engineering
Citations in the corpus
- Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs (2010, background): “In [12] and [13], the depletion region model simply ignores the interface charge.”