Power distribution system design methodology and capacitor selection for modern CMOS technology
By Larry D. Smith, R. Anderson, D.W. Forehand, Tom Pelc, T. Roy. 1999
Subfields: ML Systems & Hardware
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
- Hal Daumé Iii
- Timnit Gebru
- Jennifer Wortman Vaughan
- Hanna M. Wallach
- Kate Crawford
- Jamie H. Morgenstern
- Hao-Hsiang Chuang
- Tzong-Lin Wu
Citations in the corpus
- Datasheets for datasets (2018, background): “As an example, having a low equivalent series resistance is important in certain power supply and radio frequency applications, while this parameter is lower priority in most other designs (Smith et al., 1999).”
- Overview of Power Integrity Solutions on Package and PCB: Decoupling and EBG Isolation (2010, background): “Another way to reduce the connection inductance is using multiple identical capacitors in parallel [16], [19], [21].”
- Designing and Modeling for Power Integrity (2010, unknown): “In the late 1990s, the use of target impedance as a parameter for designing the power distribution network (PDN) was proposed [2].”
- The Electromagnetic Compatibility of Integrated Circuits—Past, Present, and Future (2009, methodology): “emissions, consists in controlling the impedance of the supply path under target specifications [ 33 ] by reducing parasitic inductances, applying adapted supply strategies, or including decoupling capacitors.”
- Better I/O through byte-addressable, persistent memory (2009, unknown): “vide several μF of supplemental charge [22].”