All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS

By R. Staszewski, K. Muhammad, D. Leipold, C. Hung, Y. Ho, J. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung and 11 more. IEEE Journal of Solid-State Circuits, 2004

599 citations recorded by the source corpus.

Subfields: Electrical and Electronic Engineering

View Paper: https://www.semanticscholar.org/paper/9d39d7f4226442cd1d024d3d2a3d530ad989522f

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

In Electrical and Electronic Engineering

Citations in the corpus

All-digital PLL and transmitter for mobile phones (2005, methodology): “There are two DPAs, each covering either GSM-850/EGSM-900 or DCS-1800/PCS-1900 bands.”
A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation (2007, background): “Even in a “digital” receiver application, employing discrete-time signal processing, a linear front-end amplifier is required to reject the noise and relax the performance of the subsequent samplers [3]–[5].”
An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS (2006, background): “to sample a narrowband channel at zero IF [10], [11].”
Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter (2010, methodology): “However, for time-based architectures, time resolution is improved from the reduced transition time of digital signals, which is on the order of tens of picoseconds for 130-nm CMOS processes and below [1].”
The Path to the Software-Defined Radio Receiver (2007, methodology): “The military might be interested in massively concurrent reception, but the typical mobile civilian is content to receive one channel at a time, sometimes two, while three may be the upper limit—for example, as an incoming cellular call is relayed to a headset by Bluetooth, the user browses the web ”
Be flexible (2008, background): “This innovation step is driven primarily by the fact that the analog voltage resolution of the devices in such highly scaled CMOS technologies is inferior to their time-domain resolution [6].”