Fully integrated CMOS power amplifier design using the distributed active-transformer architecture
By Ichiro Aoki, Scott D. Kee, David B. Rutledge, Ali Hajimiri. IEEE J. Solid State Circuits, 2002
382 citations recorded by the source corpus.
Subfields: Condensed Matter Physics, Electrical and Electronic Engineering
View Paper: https://www.semanticscholar.org/paper/7d8af04248e6ab82444a14bde211e52a3c28baa9
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
In Electrical and Electronic Engineering
- David J. Perreault
- Juan Rivas
- Yehui Han
- Anthony Sagneri
- Olivia Leitermann
- John S. Shafran
- Riad S. Wahby
- Ali Hajimiri
Citations in the corpus
- New Architectures for Radio-Frequency DC–DC Power Conversion (2006, methodology): “The proposed architectures incorporate circuit structures and principles that are employed in tuned RF power amplifiers (PAs) [15], [17], [29], [30] but apply them in manners that overcome their limitations in conventional dc–dc converter architectures.”
- Design considerations for 60 GHz CMOS radios (2004, background): “Novel circuit topologies for power combining (e.g., distributed active transformer [ 13 ]) may be required to generate sufficient output power with low supply voltages.”
- A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE (2005, background): “Especially the loss of the matching network becomes excessive for low values of [6].”
- Distributed active transformer-a new power-combining and impedance-transformation technique (2002, background): “Details of the active device issues and different classes of operation will be presented in a companion paper [ 17 ].”
- A Watt-Level Stacked-FET Linear Power Amplifier in Silicon-on-Insulator CMOS (2010, background): “Several approaches have been proposed to overcome these limits of CMOS transistors, including cascode and self-biased cascode structures [4], the distributed active transformer [5], [6], and stacked field-effect transistor (FET) PAs [7]–[13].”
- Design Considerations for Very High Frequency dc-dc Converters (2006, methodology): “The inverter can be implemented using any of a number of switched-mode RF power amplier topologies that provide the required ZVS (e.g., [ 12 ]n [17]).”