The FE-I4 pixel readout integrated circuit
By M. Garcia-Sciveres, D. Arutinov, M. Barbero, R. Beccherle, S. Dube, D. Elledge, J. Fleury, D. Fougeron, F. Gensolen, D. Gnani and 8 more. 2011
325 citations recorded by the source corpus.
A new pixel readout integrated circuit denominated FE-I4 is being designed to meet the requirements of ATLAS experiment upgrades. It will be the largest readout IC produced to date for particle physics applications, filling the maximum allowed reticle area. This will significantly reduce the cost of future hybrid pixel detectors. In addition, FE-I4 will have smaller pixels and higher rate capability than the present generation of LHC pixel detectors. Design features are described along with simulation and test results, including low power and high rate readout architecture, mixed signal design strategy, and yield hardening.
Subfields: Electrical and Electronic Engineering, Nuclear and High Energy Physics, Radiation
View Paper: https://www.semanticscholar.org/paper/e866f290115ad6911f244e14af51aa2c97d3e29b
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
In Electrical and Electronic Engineering
In Nuclear and High Energy Physics
Citations in the corpus
- Mu2e Technical Design Report (2015, background): “More information about the chip can be found in [112] [113] [114] [115] [116].”