A Cascade Multilevel Converter Topology With Reduced Number of Switches

By Ebrahim Babaei. IEEE transactions on power electronics, 2008

706 citations recorded by the source corpus.

Subfields: Electrical and Electronic Engineering

View Paper: https://www.semanticscholar.org/paper/94bbe5e7a8e0a3515e5d5d2206981da28e0ecad1

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

In Electrical and Electronic Engineering

Citations in the corpus

OPTIMAL TOPOLOGIES FOR CASCADED SUB-MULTILEVEL CONVERTERS (2010, background): “Recently, several multilevel converter topologies have been developed [18]–[20].”
A New Topology of Cascaded Multilevel Converters With Reduced Number of Components for High-Voltage Applications (2011, methodology): “Number of IGBTs to realizeNstep -steps voltage by proposed topology using: (a) first; (b) second; and (c) third methods in comparison with topologies presented in [20] and [21].”
Cascaded seven level inverter with reduced number of switches using level shifting PWM technique (2013, background): “The technology got advanced and multi level inverters were developed which can produce a desired output of different voltage levels from many input DC voltage sources [1].”
Double Flying Capacitor Multicell Converter Based on Modified Phase-Shifted Pulsewidth Modulation (2010, background): “By increasing the number of levels in the converter, the output voltage has more steps generating a staircase waveform, which has a reduced harmonic distortion [13].”
Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads (2010, neutral): “addressed to solve this problem [2]–[6], [9]–[12].”
A General Review of Multilevel Inverters Based on Main Submodules: Structural Point of View (2019, background): “metric based on equal sources [81], [87]–[90], [103]–[109], [127]–[138], [151], [154]–[195], asymmetric based on unequal sources (binary, trinary, etc.”
Modular Multilevel Converters for HVDC Applications: Review on Converter Cells and Functionalities (2015, background): “8(f) generates a 100-Hz rectified sinusoidal voltage at the dc terminal of the H-bridge director switches [135], [136], while in Fig.”
A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge (2014, neutral): “…of output voltage levels (Nstep), number of switches (Nswitch), number of dc voltage sources (Nsource), and the maximum magnitude of the generated voltage (Vo,max) are calculated as follows, respectively: Nstep =2 2n+1 − 1 (1) Nswitch =4n+ 2 (2) Nsource =2n (3) Vo,max =VL,n + VR,n. (4) The other…”
Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units (2014, methodology): “In order to increase the number of output levels with a lower number of power semiconductor devices, different asymmetric cascaded multilevel inverters have been presented in [17]–[19].”
Hybrid Multilevel Inverter Using Switched Capacitor Units (2014, methodology): “In order to show the advantages of the proposed topologies in comparison with some recently presented topologies that use isolated dc voltage sources, the proposed topologies have been compared with the cascaded multilevel inverter using bidirectional switches (CMIBS) [14], cascaded multilevel inver”
A New Multilevel Converter Topology With Reduced Number of Power Electronic Components (2012, methodology): “(a) Basic unit [19] and (b) multilevel converter presented in [19].”