Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K

By Arnout Beckers, Farzan Jazaeri, Christian C. Enz. IEEE Journal of the Electron Devices Society, 2018

140 citations recorded by the source corpus.

This paper presents an experimental investigation, compact modeling, and low-temperature physics-based modeling of a commercial 28-nm bulk CMOS technology operating at cryogenic temperatures. The physical and technological parameters are extracted at 300, 77, and 4.2 K from dc measurements made on various geometries. The simplified-EKV compact model is used to accurately capture the dc characteristics of this technology down to 4.2 K and to demonstrate the impact of cryogenic temperatures on the essential analog figures-of-merit. A new body-partitioning methodology is then introduced to obtain a set of analytical expressions for the electrostatic profile and the freeze-out layer thickness in field-effect transistors operating from deep-depletion to inversion. The proposed physics-based model relies on the drift-diffusion transport mechanism to obtain the drain current and subthreshold swing, and is validated with the experimental results. This model explains the degradation in subthreshold swing at deep-cryogenic temperatures by the temperature-dependent occupation of interface charge traps. This leads to a degradation of the theoretical limit of the subthreshold swing at deep-cryogenic temperatures.

Subfields: Electrical and Electronic Engineering

View Paper: https://www.semanticscholar.org/paper/2f3e9867b4aa3c32a2b772e8c63b14ca8f407910

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

In Electrical and Electronic Engineering

1. Christian C. Enz
2. Farzan Jazaeri
3. Arnout Beckers
4. Eric A. Vittoz

Citations in the corpus

• Cryogenic MOS Transistor Model (2018, background): “The temperature dependence of interface-trap occupation, fs(Et ), allows to obtain the SS-offset of ≈10 mV/decade above the thermal limit, UT ln 10, previously observed on long devices [3], [31].”