Photonic Packaging: Transforming Silicon Photonic Integrated Circuits into Photonic Devices

By L. Carroll, Jun-Su Lee, C. Scarcella, K. Gradkowski, Matthieu Duperron, Huihui Lu, Yan Zhao, C. Eason, P. Morrissey, M. Rensing and 3 more. 2016

223 citations recorded by the source corpus.

Dedicated multi-project wafer (MPW) runs for photonic integrated circuits (PICs) from Si foundries mean that researchers and small-to-medium enterprises (SMEs) can now afford to design and fabricate Si photonic chips. While these bare Si-PICs are adequate for testing new device and circuit designs on a probe-station, they cannot be developed into prototype devices, or tested outside of the laboratory, without first packaging them into a durable module. Photonic packaging of PICs is significantly more challenging, and currently orders of magnitude more expensive, than electronic packaging, because it calls for robust micron-level alignment of optical components, precise real-time temperature control, and often a high degree of vertical and horizontal electrical integration. Photonic packaging is perhaps the most significant bottleneck in the development of commercially relevant integrated photonic devices. This article describes how the key optical, electrical, and thermal requirements of Si-PIC packaging can be met, and what further progress is needed before industrial scale-up can be achieved.

Subfields: Atomic and Molecular Physics, and Optics, Electrical and Electronic Engineering

View Paper: https://www.semanticscholar.org/paper/1f6ec70ef5cf54f6f2d96d0aed16647b34bf4f15

How researchers see this paper

The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.

  1. Xin Mu
  2. H. Fu
  3. Lirong Cheng
  4. Sailong Wu

Citations in the corpus