The worst-case execution-time problem—overview of methods and survey of tools
By R. Wilhelm, Jakob Engblom, Andreas Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra and 5 more. TECS, 2008
2,101 citations recorded by the source corpus.
Subfields: Hardware and Architecture
View Paper: https://www.semanticscholar.org/paper/1635beefd74dd7d94f4a4f2d49a3169ea7b07351
How researchers see this paper
The researchers whose trusted networks rank it highest, strongest advocate first. Every researcher gets a different order.
In Hardware and Architecture
- Robert I. Davis
- Alan Burns
- Björn B. Brandenburg
- Edward A. Lee
- Gernot Heiser
- Alberto L. Sangiovanni-Vincentelli
Citations in the corpus
- The Past, Present and Future of Cyber-Physical Systems: A Focus on Models (2015, background): “time of software components, and such bounds are hard to come by [23].”
- Scheduling and locking in multiprocessor real-time operating systems (2011, methodology): “Accurately assessing cache-related delays is a classical component of WCET analysis (Wilhelm et al., 2008).”
- A survey of hard real-time scheduling for multiprocessor systems (2011, methodology): “A recent survey of WCET techniques [Wilhelm et al. 2008] concluded that no static analysis currently exists for multicore processors which have such complex”
- Performance evaluation of component-based software systems: A survey (2010, methodology): “For individual components these values can be determined using methods and tools surveyed in [90].”
- Comprehensive formal verification of an OS microkernel (2014, methodology): “WCET analysis is well established in the real-time community [Wilhelm et al. 2008], and there exist a number of research and commercial analysis tools.”
- CPS foundations (2010, background): “Recent advances in execution time estimation of software [35] also help, but several obstacles remain [15].”
- Computer Aided Verification (2017, neutral): “On processors with caches, such a static analysis involves classifying memory accesses into cache hits, cache misses, and unclassified [20].”